Implementing ISDD as Design-to-Test (DTT)

DS

Jack L Amsell September, 2012

What's in it for me (WIIFM)?

- Why can't I implement diagnostic analyses at my place of work? (Why won't they listen to me?)
 - The value-added benefit is not clear
- What is the difference between System Engineering and Test Engineering?
 - They are the same thing—from different viewpoints
- What is Design-to-Test, and why should I try to use that approach, when it's not my department's responsibility?
 - Because it enhances productivity capabilities
 - Because it integrates the efforts of all teams
 - Because it can be a competitive advantage

Topic Contents

• Background

- Systems Engineering Concepts
- Integrated Systems Diagnostic Design Environment
- From Legacy to Integrated Diagnostics
 - Capturing legacy data
 - Diagnostic analysis with eXpress
 - Moving beyond analysis
 - Interconnecting with other process entities
- Towards Design-to-Test (DTT) Methodology
- Wrapping it up

Background

Traditional Product Development



Integrated Diagnostics Process Needed

Integrated Diagnostics System Engineering



Sustainment Activities

- Systems Engineering
 - Design Activities
- Test Engineering
 - Verification and Validation Activities
- Maintenance Engineering
 - Repair Activities
- Support Engineering
 - Sustainment Activities
- Integrated Logistic Systems
 - Broad-based Support Activities

Typical References and Standards

• Defined in MIL-STD-1814

- The Integrated Diagnostics (ID) process is a structured process that maximizes the effectiveness of diagnostics by integrating pertinent elements, such as testability, automatic and manual testing, training, maintenance aiding, and technical information, as a means for providing a cost effective capability to detect and isolate unambiguously all faults known or expected to occur in weapon systems and equipment in order to satisfy weapon system mission requirements.
- MIL-HDBK-2165A Testability
- IEEE Std 1522 Testability and Diagnosability
- MIL-STD-1629A FMECA Procedures

Systems Engineering Vision



Requirements to Test / Diagnostics

Integrated Diagnostic



© 2012 DSI International. This slide contains information proprietary to DSI International. Unauthorized use or distribution is prohibited.

The ISDD Vision and Tool Suite



From Legacy to Integrated Diagnostics

Preserving Legacy Designs



© 2012 DSI International. This slide contains information proprietary to DSI International. Unauthorized use or distribution is prohibited.

1080

Collecting Legacy Data

Z Reference Sample Antenna Switch Matrix FMEAxixa - Microsoft Excel												1 ×							
The Hone Inset PageLayout Formulas Data Review View											۵ 🕜	- # ×							
E		P M	A R V	V			HHH [10] 1022	· · · · · · · · · · · ·		-					ΣΑ		-00		71/2
	Aria	14 × A	∧* = = ≫**		Wrap Text Genera	× 👬	Normal_APG	Normal_FME	Normal	Bad		Good				Zľ	irii		
Paste	Format Painter	I U - 🖂 - 🖄 - 🗛	- 三言 建铸		Merge & Center + \$ +	% , .0 .00 Condition	al Format Neutral	Calculation	Check Cell	Expla	natory	Input	-	Insert Delete	Format	Jear * Sort &	Find &		
Cli	pboard 🕠	Font	Ta Alignr	ment	5 N	lumber 🕞		Styl	es					Cells	-	Editing	Select		
										*									
A	В	C	D	F	F	G	Н	1		К		M	N	0	P	0	R	S	-
	BII: Antonr		U	-	-	0			U	IX.	-	IVI	IN	U		3	IX.	U	
1 4											<u> </u>								
2 L	RI: RF Swit	ch Matrix																	
FI	Functional Circuit	Functional Circuit	Function	Use	Failure Mode		Failure Effects		Fault	Severity	Severity	Failure	Failure	Failure Rate	Operating	Failure Mode	Item	Comments	
		Components		Code					Detection	Class	Class	Effect	Mode	(FPMH)	Time	Criticality	Critically		
3									Method	(per MIL-	(per MIL-	Probability	Ratio			Number	Number		
						LRI	LRU	System		8820)	1388)								
4				-				_	_	00207	1000)								
5														10.7300					
6														10.7300					
87	5 Inputs/4	SW1-SW8 SS switches	Route and select	F	SMA J5 input	Loss or degradation of	Antenna performance	Loss of	BIT	IV	П	1	0.045	0.35766667	28	0.46	10.01467		
	Outputs RF	with built in 2 load	signal state on RF		connector center pin	"RF Sum_4" signal path	degradation. Loss of RF	tactical modes	6										
	ports, 2 state RF	terminations and 9 SMA	signals from Aperture		open, contaminated or	from Aperture4 to SW	signal from Aperture4												
	switching matrix	connectors.	components and RF		mating connection	Matrix.	antenna element to REX.												
7			FEED TO REX.		intermittent.														
88				F	SMA J4 input	Loss or degradation of	Antenna performance	Loss of	BIT	IV	1	1	0.045	0.35766667	28	0.46	-		
					connector center pin	"RF Sum_3" signal path	degradation.	tactical modes	5	10004		0001			2019				
					open, contaminated or	from Aperture3 to SW	Loss of RF signal from												
					mating connection	Matrix	Aperture3 antenna elemer	ıt											
8				-	intermittent.		to REX.		DIT				0.045	0.05700007		0.10			_
89				F	SMA J3 Input	Loss or degradation of	Antenna performance	LOSS OF	BIT	IV		1	0.045	0.357666667	28	0.46			
					open contaminated	from Aperture2 to SW	Loss of PE signal from	lactical modes	,										
					or mating connection	Matrix	Aperture 2 antenna												
9					intermittent.		element to REX.												
90				F	SMA J2 input	Loss or degradation of	Antenna performance	Loss of	BIT	IV	1	1	0.045	0.35766667	28	0.46			
					connector center pin	"RF Sum_1" signal path	degradation.	tactical modes											
					open, contaminated,	from Aperture1 to SW	Loss of RF signal from												
10					or mating connection	Matrix	Aperture 1 antenna												
01					SMA J7 output	Switch matrix unable to	REX Assy degradation in	Loss of	BIT	IV	1	1	0.045	0.35766667	28	0.46			
51					connector center pin	provide signal paths from	n performance.	tactical modes					5.040	2.30700007		0.40			
					open, contaminated,	LNA 1. Signal provides	Loss or degradation of												
					or mating connection	RF energy from Switch	"RF_IN_6" signal from												
11					intermittent.	Matrix to REX	Switch Matrix to REX.												
92					SMA J8 output	Switch matrix unable to	REX Assy. degradation in	Loss of	BIT	IV	1	1	0.045	0.35766667	28	0.46			
					connector center pin	provide signal paths from	n performance.	tactical modes	\$										
					open, contaminated,	LIVA 2. Signal provides	"DE IN 5" signal from												
	SwMx Switch I	Matrix Import	l		por mating connection	In energy non switch	I Ru _IN_0 Signar rom	1				I							
Ready																			

☆ Using existing FMEA/FMECA/ICD, etc.

Preparing for Importing to eXpress

X 1	Sample_eXpress_import(20120404).xtx - Microsoft Excel																							
in a	6 Cut	Arial	- 10 - A A	= = = 8	Wrap Text Number	· 🔛	Normal	2 Normal 3	Norma	al_FME	Normal	Bad	🖬 🙀 🚺 Σ AutoSur	* 🖅 🏔										
Paste	≧ Сору ▼	B	п		🖅 🔤 Merge & Center 🔹 💲 🔹	Condition	al Format Good	Neutral	Calcu	lation	Check Cell	Explanatory	Insert Delete Format	Sort & Find &										
*	Format Pain	ter 👛 -	Seat a		Summent .	Formatting	* as Table *		Chiles		Entertaintententententententententententententen		• • • • 🖉 Clear •	Filter * Select *										
	A1	- (-	f FMID	A	lignment (a) N	umber 18			Styles				Cells	Editing										
	AI	• (=	Jx FIVITD		C.			v	1		N	0	D	0										
A		IMPORT	E .	F	6			N	FAILURE	Failure	Failure	0	P	ų	R									
1	Ref Des	OBJECT	IMPORT FAILURE MODE	IMPORT FAILURE %	IMPORT OBJECT EFFECT	IMPORT DESIGN EFFECT	IMPORT SEVERITY	IMPORT FUNCTION	RATE	Rate per FM	Rate from Rel Predict	Failure Mode	Object Effect	Design Effect	Class									
-			87_J5_SMA J5 input connector		SMA J5 input connector center pin	SMA J5 input connector	Category IV - Minor					SMA J5 input connector center p	in SMA J5 input connector center p	in SMA J5 input connector center										
87	J5	J5	center pin open, contaminated (mating connection intermittent	or 100.00	open, contaminated or mating connection intermittent.	center pin open, contaminated or mating			0.3866	0.3866	0.3866	open, contaminated or mating connection intermittent.	open, contaminated or mating connection intermittent.	pin open, contaminated or mating connection intermittent.	4									
2	-					connection intermittent.	Orthograph Minara					004 14 in a trans the control		ia ONA Minuterrationality										
00	14	14	center pin open, contaminated of	or 100.00	open, contaminated or mating	center pin open,	Category IV - Minor		0 3966	0 3966	0 3966	open, contaminated or mating	open, contaminated or mating	pin open, contaminated or	4 =									
3 00	34	54	mating connection intermittent.	100.00	connection intermittent.	contaminated or mating			0.3000	0.5000	0.5000	connection intermittent.	connection intermittent.	mating connection intermittent.										
~			89_J3_SMA J3 input connector		SMA J3 input connector center pin	SMA J3 input connector	Category IV - Minor					SMA J3 input connector center p	in SMA J3 input connector center p	in SMA J3 input connector center										
89	J3	J3	center pin open, contaminated	or 100.00	open, contaminated or mating	center pin open, contaminated, or mating			0.3866	0.3866	0.3866	open, contaminated or mating connection intermittent	open, contaminated or mating	pin open, contaminated or mating connection intermittent	4									
4						connection intermittent.																		
00	10	12	center pin open, contaminated,	or 400.00	open, contaminated, or mating	SMA J2 input connector center pin open,	Category IV - Minor		0 2066	0 2066	0 2055	SMA J2 input connector center p open, contaminated, or mating	open, contaminated, or mating	pin open, contaminated, or										
90	JZ	52	mating connection intermittent.	100.00	connection intermittent.	contaminated, or mating			0.3600	0.3800	0.3000	connection intermittent.	connection intermittent.	mating connection intermittent.	4									
~			91_J7_SMA J7 output connecto	r	SMA J7 output connector center pin	SMA J7 output connector	Category IV - Minor					SMA J7 output connector center	pin SMA J7 output connector center	SMA J7 output connector center										
91	J7	J7	center pin open, contaminated,	or 100.00	open, contaminated, or mating	center pin open,			0.3866	0.3866	0.3866	open, contaminated, or mating	pin open, contaminated, or	pin open, contaminated, or mating connection intermittent	4									
6			indung connection internitient.		connection internittent.	connection intermittent.						connection intermittent.	making connection intermittent.	maing connection intermittent.										
			92_J8_SMA J8 output connecto center pin open_contaminated	or	SMA J8 output connector center pin	SMA J8 output connector center pin open	Category IV - Minor					SMA J8 output connector center open contaminated or mating	pin SMA J8 output connector center pin open contaminated or	SMA J8 output connector center										
92	78	_J8	mating connection intermittent.	100.00	connection intermittent.	contaminated, or mating			0.3800	0.3800	0.3800	connection intermittent.	mating connection intermittent.	mating connection intermittent.	4									
1			93_J9_SMA J9 output connecto	r	SMA J9 output connector center pin	SMA J9 output connector	Category IV - Minor			-		SMA J9 output connector center	pin SMA J9 output connector center	SMA J9 output connector center	-									
93	J9	J9	center pin open, contaminated,	or 100.00	open, contaminated, or mating	center pin open,			0.3866	0.3866	0.3866	open, contaminated, or mating	pin open, contaminated, or	pin open, contaminated, or	4									
8			maing connection intermittent.		connection intermittent.	connection intermittent.						connection mermittent.	many connection mermitten.	Inaung connection intermiterit.										
	10000		94_J10_SMA J10 output conne center pin open, contaminated	or	or	or	or	or	or	or	or	tor	tor	SMA J10 output connector center pin	SMA J10 output connector center pin open	Category IV - Minor					SMA J10 output connector cente pin open contaminated or mati	r SMA J10 output connector cente on pin open contaminated or	 SMA J10 output connector cente nin open contaminated or 	ar i
94	J10	J10	mating connection intermittent.	100.00	connection intermittent.	contaminated, or mating			0.3866	0.3866	0.3866	connection intermittent.	mating connection intermittent.	mating connection intermittent.	4									
9			95_J11_SMA J11 output connect	ctor	SMA J11 output connector center pin	SMA J11 output connector	Category IV - Minor	-				SMA J11 output connector cente	r SMA J11 output connector center	r SMA J11 output connector cente	er 👘									
95	J11	J11	center pin open, contaminated,	or 100.00	open, contaminated, or mating	center pin open,			0.3866	0.3866	0.3866	pin open, contaminated, or mati	ng pin open, contaminated, or	pin open, contaminated, or mating connection intermittent	4									
10			maing connection intermitteric.		connection internitent.	connection intermittent.						connection intermittent	inating connection internation.	many connector memoria										
			96_J12_SMA J12 output connect center pin open, contaminated	or	SMA J12 output connector center pin open contaminated or mating	SMA J12 output connector center pin open	Category IV - Minor		0.0000		0.0000	SMA J12 output connector cente pin open contaminated or mati	r SMA J12 output connector cent no pin open contaminated or	er SMA J12 output connector center pin open, contaminated, or	ər									
96	J12	J12	mating connection intermittent.	100.00	connection intermittent.	contaminated, or mating			0.3866	0.3866	0.3866	connection intermittent.	mating connection intermittent.	mating connection intermittent.	4									
11			97_J6_SMA connector J6 cente	r pin	SMA connector J6 center pin open,	SMA connector J6 center	Category IV - Minor				-	SMA connector J6 center pin op	en, SMA connector J6 center pin	SMA connector J6 center pin	+									
97	J6	J6	open, contaminated or mating	100.00	contaminated or mating connection	pin open, contaminated or			0.3866	0.3866	0.3866	contaminated or mating	open, contaminated or mating	open, contaminated or mating	4									
12	2.030		connection intermittent.		intermittent.	intermittent.						connection intermittent.	connection intermittent.	connection intermittent.										
98	SW1	SW1	98_SW1_SW1 stuck at "state 0"	50.00	SW1 stuck at "state 0"	SW1 stuck at "state 0"	Category IV - Minor		0.3866	0 1933	0 3866	SW1 stuck at "state 0"	SW1 stuck at "state 0"	SW1 stuck at "state 0"	4									
13	10000										1000000													
99	SW1	SW1	99_SW1_SW1 stuck at "state 1"	50.00	SW1 stuck at "state 1"	SW1 stuck at "state 1"	Category IV - Minor		0.3866	0.1933		SW1 stuck at "state 1"	SW1 stuck at "state 1"	SW1 stuck at "state 1"	4									
14			00 1 OWE OWE shick -1	05	DWE atuals at "atota 0"	CIME atuals at "atata C"	Cotogon B/ Micro					OWE shuck at "state 0"	SIME atuals at "atata 0"	CIME atuak at "atata 0"										
15 98_1	SW5	SW5	90_1_SWS_SWS STUCK at "State	50.00	SWO SILCK AL STATE U	SWO STUCK at State 0"	Category IV - Minor		0.3866	0.1933	0.3866	owo sluck at state u	SWD STUCK at State 0	SWO SLUCK at State 0	4									
	Summary	System	Antenna R-T Assy RF S	1" Switch Matrix	SW5 stuck at "state 1" Ant PS Sample Functional Model	SW5 stuck at "state 1" Output Functions	Category IV - Minor			4		SW5 stuck at "state 1"	ISW5 stuck at "state 1"	ISW5 stuck at "state 1"	+									
Ready														87%) — (•									

Analyzing at the System Level



Analyzing & Exporting LRU Data



Diag-ML "Test Vector" Export

C:\Program Files\D5I International\eXpress\Designs\eXpress_G11_Files\g11 Rev15exd.xml - Microsoft Internet Explorer provided by			_ [JN
Elle Edit View Favorites Tools Help				
← Back → → → ③ 🗿 🚮 🔍 Search 👔 Favorites 衡 Media 🧭 🛂 🍜 🗃 📃 👷				
Address 🖭 C:\Program Files\DSI International\eXpress\Designs\eXpress_G11_Files\g11 Rev15exd.xml		• @	Go Lin	nks »
- <diagnosticdata></diagnosticdata>				
– <diagnosticstrategy></diagnosticstrategy>				
<name>Untitled</name>				
<startdiagnosticprocedure_id>1</startdiagnosticprocedure_id>				
- <diagnosticprocedure></diagnosticprocedure>				
<diagnosticprocedure_id>1</diagnosticprocedure_id>				
<type>FaultTree</type>				
< <u>Name>StaticDiagProc-1</u>				
<startdiagnosticstep_id>805306589</startdiagnosticstep_id>				
– <diagnosticstep></diagnosticstep>				
<diagnosticstep_id>805306589</diagnosticstep_id>				
<name>Test 1-0</name>				
<description>End2End</description>				
- <testexecution></testexecution>				
<test_id>19924861</test_id>				
– <parametervalue></parametervalue>				
<testprocedureparameter_id>Param-TestPoint</testprocedureparameter_id>				
- <value></value>				
- <primitivevalue></primitivevalue>				
<string val=""></string>				
- <parametervalue></parametervalue>				
<testprocedureparameter_id>Param-Cost</testprocedureparameter_id>				
- <primitivevalue></primitivevalue>				
<pre><double val="u.uuuuuuu"></double></pre>				
Primitive values</td <td></td> <td></td> <td></td> <td></td>				
- <parametervalue></parametervalue>				
< restrocedureParameter_D>Param=nme				
- <value></value>				
 Createnies et values Createnies et values Createnies et values 				
> reserve could et a initial _10>Param=Enclosure				
A string value //>				
	_			-
E Done		🖳 My Compu	er	1

Adding Parameters for Exporting

	Object Abbreviation	Object Type	Item Reference	Failure Prob. Method	Description	Gain	Noise Figure	Reliability (FR) [+]
1	001 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
2	001A T Sw	Component	001A T Sw	Default Precedence	T-Switch	0	0	0.00001
3	002 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
4	002A T Sw	Component	002A T Sw	Default Precedence	T-Switch	0	0	0.00001
5	003 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
6	003A T Sw	Component	003A T Sw	Default Precedence	T-Switch	0	0	0.00001
7	004 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
8	004A T Sw	Component	004A T Sw	Default Precedence	T-Switch	0	0	0.00001
9	005 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
10	006 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
11	007 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
12	008 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
13	009 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
14	010 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
15	011 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
16	012 T Sw	Component		Default Precedence	T-Switch	0	0	0.00001
17	1:04	Component		Default Precedence	1:4 Splitter	0	0	0.00001
18	1:04	Component		Default Precedence	1:4 Splitter	0	0	0.00001
	CMD							
19	DF1	Component	CDF1	Default Precedence	Command Despread Fwd	-0.3	0	0.00001
20	OMT1	Component	OMT1	Default Precedence	Square	-0.5	0	0.00001
					TRF June 6 2008 Installed June 7 2006 Removed TA			
21	TRF1	Component	TRF1	Default Precedence	123	0	0	0.00001
22	TRF2	Component		Default Precedence	TRF	0	0	0.00001
	GW1	Component						0.00001
23	Antenna	Component	GW1	Default Precedence	Antenna	20	0	1
24	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
25	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
26	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
27	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
28	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
29	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
30	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
31	<unnamed></unnamed>	Component	CA546K-1	Default Precedence	Coax Attenuator	0	0	1.1
32	BPF1	Component	BPF1	Default Precedence	Band-Pass Filter	-2	0	1.1
33	BPF2	Component	BPF2	Default Precedence	Band-Pass Filter	-2	0	1.1
34	BPF3	Component	BPF3	Default Precedence	Band-Pass Filter	-2	0	1.1
35	BPF4	Component	BPF4	Default Precedence	Band-Pass Filter	-2	0	1.1

DiagML Implementation (Design)



DiagML Implementation (Test)



DiagML Implementation (Diagnostics)



Merging Diagnostics to Resources



Using RTAT Java Applet to Share



© 2012 DSI International. This slide contains information proprietary to DSI International. Unauthorized use or distribution is prohibited.

Using All Resources in Test Environment



Towards Design-to-Test (DTT) Methodology

The Vision: Design-to-Test (DTT)



System Engineering Environment

9/30/2012

"Test Vectors" Used for Dynamic Testing



Integrated Diagnostics in the Enterprise



© 2012 DSI International. This slide contains information proprietary to DSI International. Unauthorized use or distribution is prohibited.

Wrapping it up

Historical

- Hi-tech companies needed to identify, quantify, and analyze products for deployment and support
- Tools and processes were developed for different "ilities" to address those needs
- Integrating and "Leaning" of Processes
 - Functional areas needed to be interconnected and streamlined to enhance productivity goals
 - Tools needed to be developed to facilitate process integration without compromising efficiencies or quality

• Today's Economic Challenges

- Economic adversity has become a "deal breaker" for companies trying to compete for business, especially in defense procurements, by using legacy approaches
- The ISDD approach leading to DTT directly addresses the aforementioned challenges today and into the future
- It will become a critical competitive advantage for suppliers to shift their paradigm from just checking off a requirement to that of proactively enhancing their offerings to meet the demands of budget constraints while offering high quality performance